A Complete Guide To CPUs
Standard von Neumann Architecture Diagram
1. Key Internal Components
The CPU is the "brain" of the computer, responsible for processing data and carrying out instructions.
-
Control Unit (CU)
Function: Coordinates data movement, sequences instructions, and directs other components.
Mechanism: Provides control and timing signals via an internal clock to synchronize operations.
-
Arithmetic Logic Unit (ALU)
Calculations: Performs mathematical operations like addition and subtraction.
Logic: Executes logical comparisons (e.g., AND, OR, NOT).
-
Registers
Small, high-speed storage locations within the CPU that hold data or instructions currently being processed.
2. The Fetch-Decode-Execute (FDE) Cycle
The CPU follows this continuous cycle to process instructions:
- Fetch: The address of the next instruction is copied from the Program Counter (PC) to the Memory Address Register (MAR). The data is retrieved from RAM via the data bus.
- Decode: The Control Unit translates the instruction in the Current Instruction Register (CIR) to determine the required action.
- Execute: The instruction is carried out (e.g., a calculation in the ALU) and results are stored in the Accumulator (ACC).
3. Factors Affecting CPU Performance
Clock Speed
Measured in Gigahertz (GHz). Higher speeds allow more cycles per second.
Number of Cores
Independent units allowing for parallel processing of different tasks.
Cache Memory
Ultra-fast memory near the CPU. In 2026, 3D V-Cache technology has made L3 caches significantly larger.
4. CPU Component Summary
| Component | Primary Function |
|---|---|
| Control Unit (CU) | Manages execution and coordinates components. |
| Arithmetic Logic Unit (ALU) | Performs math and logic operations. |
| Floating Point Unit (FPU) | Specialized for decimal/non-integer calculations. |
| Registers | Immediate, high-speed storage (PC, ACC, MDR). |
| L1 / L2 / L3 Cache | Tiered memory pools to reduce RAM latency. |